is obtained.
INTRODUCTION
The AL modulators can achieve a very high resolution analog-to-digital conversion for low bandwidth applications by using oversampling and noise shaping techniques [l ] .
Recently, wideband applications require the ADCs with higher signal bandwidth. In order to increase the signal bandwidth of the modulator, a variety of methods can be used such as: using higher sampling frequency, increasing the order of the modulator and the number of quantizer bits.However, each of them has a price and is limited by technology [2] .
One efficient appoach to increase the signal bandwidth is to use the time-interleaving technique [3] which increases the effective sampling frequency by paralleling more channels.
This method is discussed in the next section.
n. TIME-INTERLEAVED (TI) 6.2: MODULATORS
The well known procedure for the design of a AL modulator is based on choosing: the order and architecture of the AL modulator, the OSR and the number of bits for the quantizer. The time-interleaving technique can be successfully applied to AL modulators. However, the performance of the whole modulator is degraded due to channel mismatches. By paralleling M interconnected modulators that are working concurrently, the effective sampling rate and the OSR becomes M times the clock rate and the OSR of each 978-1-5090-5963-8/17/$31.00 ©20 17 IEEE 197 modulator respectively [4] , [5] . Tt should be noted that the required resolution can be obtained without increasing the order of the modulator or the number of bits for the quantizer and also without utilizing a state of the art technology.
x(n) yen) Figure I . Tt is assumed that the DAC in the feedback loop is ideal (HDAC(Z) = 1). The time domain equations of the modulator are written for two consecutive time slots as (2n)th and (2n+ l )lh as follows [6] :
where Q[.] represents the quantization function. The input x (n) is distributed between two channels through an input multiplexer which operates at twice the clock frequency of each channel. The input x (n) is relabelled as follows:
x(n) --n... __ ---, yen) Similarly, the other nodes of the modulator are relabelled:
By sharing only one set of integrators, the input demultiplexer is removed and the input x(n) is shared between channels.
Hence equation (3) results in (5) as follows: (5) Equation sets (6) and (7) are derived by substituting equation set (4) and equation (5) into equation sets (1) and (2) respectively as follows:
Equation set (7) can be rewritten as equation set (S): (9) is derived by further substituting equation set
The 3Td-order DTTl �� modulator which is shown in Figure 2 is derived directly from the time domain equation set (6) and (9).
The motive behind sharing integrators is to eliminate the instability that can arise from the DC offset mismatch of the two individual integrator set based two channel interleaving case. The DTTI �� modulators need an input demultiplexer which samples the input signal at the highest clock frequency of the DTTT �� modulator and distributes it between channels.
This fast demultiplexer is a limiting factor for the performance of the DTTT �� modulators. This architecture does not need an input demultiplexer and the input signal is shared between channels [3], [5] . Removing the input demultiplexer has no effect on the NTF of the DTTl �� modulator but it causes some notches in its Signal Transfer Function (STF) at the following frequencies O.5Felk, 1.5F clk, 2.5Felk, 3.5Felk, ...
which is shown in Figure 5 where Fclk is the clock frequency of the DTTT �� modulator [5] .
B. DELAYLESS FEEDBACK PATH PROBLEM IN TI �L MODULATORS
This is the issue that forms the focus of this paper which makes implementation of Time Interleaved (TT) �� modulators with shared integrators impractical and it is called the "delayless feedback path problem" that comes from equation (6.c) in which v31(n) (the input of quantizer Ql ) is directly linked to yz(n). This means that the output of the second quantizer (Q 2) is connected to the input of another quantizer (Q I) without any delay [7] . One method to eliminate the delayless path is to move this feedback to the digital domain instead of performing it in the analog domain [5] . The disadvantage of this method is that the first quantizer (Q I) requires more comparators than the number of the comparators in the second quantizer (Q 2) [7] . The second method is to use a sample-and-hold in front of the first quantizer (Q 1) and quantizing the signal when the output of DAC2 is ready [3] .
This method needs a complicated timing generator, a sample and-hold and also faster integrators. The third method which is our proposed method is based on substituting v3Z(n) for yz(n) in equation (6.c). This method increases the quantization noise of the quantizer Q2 at the output yen). To better understand how this works we shall perform a step by step 25th Iranian Conference on Electrical Engineering (ICEE20 17)
x (n) --rC>----l yen) Figure 3 : The proposed 3cd-order DTTI 6.2: modulator with shared integrators and without delayless feedback path.
mathematical analysis of what happens. Quantizer Q 1 and Q2 quantize the signal V31 (n) and V3 Z (n) as follows:
Where e1 (n) and ez (n) represent the quantization noise of the quantizer Q1 and Q2 respectively. Equation (12) is derived by substituting (6.c) into (10): (12) Equation (13) is given by substituting v3Z(n) for yz(n) into equation (12) . The output of Ql is called y;(n) in (13): (13) y;(n) approximates Y1 (n) in the DTTl A� modulator. The error which is induced by this method is presented by equation (14).
This error does not cause instability in the modulator but increases quantization noise of quantizer Q2 at the output yen) followed by degrading the SNR of the modulator.
The resulting 3fd-order DTTI A� modulator is shown in 
NT F z (z) = """------:-::---=--:::-:-: : """":' ---'-':"":"'-"""" "" " ;:--'--::-: :-::-:::-: :-:-:---::--:0-:-
Where STF(z),NTF1(z) and NTFz(z) represent the signal transfer function from x(n) to yen), the noise transfer function 199 from e1(n) to yen) and the noise transfer function from ez(n) to yen) respectively. The ZZ terms show the effect of the up samplers in the modulator. Frequency(Hz) Figure 7 : The output spectra of the DT and the DTTI �L modulator for a 2.4462MHz input with clock frequencies of 160MHz and 320MHz
STF(z)
respectively.
